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Current Remote Direct Memory Access (RDMA) technologies are either not virtualization aware or
run on proprietary connection fabrics such as InfiniBand [8], Myrinet [23] and Quadrics [25]. The in-
troduction of 10-Gigabit Ethernet provides a high-speed connection that utilizes existing network infras-
tructure. As the first step to provide a useful, virtualization-aware RDMA implementation we propose an
integrated OS- and VMM-bypass solution implemented on the Netronome NFE-i8000 Network Proces-
sor utilizing the Intel IXP 2855. We use this implementation to demonstrate the feasibility and usefulness
of an integrated VMM- and OS-bypass communications engines that can be used to implement such a
virtualized RDMA solution and to understand the architectural limitations of such an implementation.
1 Introduction
Today’s computer systems and applications are becoming increasingly network dependent. These applica-
tions must communicate vast amounts of information while remaining reliable and power-efficient. To this
end, the network infrastructures over which these systems communicate are very important. These infras-
tructures can be divided into two groups: Local Area Networks (LANs) and Wide Area Networks (WANs).
A local area network may contain all the computers in a server room, the floor of a building, or even a build-
ing. Interconnects used in a LAN environment typically provide extremely good performance, but are often
limited by the distance over which data may travel. A wide area network may contain a set of buildings, or
a set of computers spread over the world – the Internet is a good example. WANs face problems that LANs
do not face, mainly in the areas of reliability and distance. Because of this, the infrastructures used in WAN
environments cannot offer the same level of performance that can be offered in the LAN environment.
With CPU processing power growing exponentially, I/O subsystems are becoming the bottleneck [5]
in communications performance. Proprietary interconnects, such as InfiniBand [8], Myrinet [23], and
Quadrics[25] provide speedy interconnects, but can only be used in local area networks. These intercon-
nects provide both high bandwidth and very low latency. Even though these high performance options exist,
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Organizations are looking for ways to leverage their existing Ethernet infrastructure while meeting demands
for higher performance. With the advent of 10-Gigabit Ethernet this is possible in both LAN and WAN
environments [10, 4] without the significant capital outlay required by moving to an interconnect such as
InfiniBand.
These communication bottlenecks become magnified in a virtualized environment. A virtualized en-
vironment is one in which more than one instance of an operating system run on one physical computer.
Virtualization is making a resurgence in the data center by reducing cost [29] while retaining the security
isolation guaranteed when not using virtualization [3].
In a virtualized environment, Raj et al. show that adding virtualization support to Ethernet devices
increases performance dramatically [26] and Liu et al. show that RDMA in a virtualized environment is
possible[18]. We provide an alternate implementation of an Operating System and Virtual Machine Monitor
Bypass over Ethernet. Such a solution provides high-performance I/O in a virtualized environment.
2 Background and Related Work
In this project we attempt to improve the speed of the communication between computers over a network in
a virtualized environment. There has been significant work in academics and industry up to this point. Here
we discuss some of this work.
2.1 Operating System Bypass
One way of improving the performance of an application that accesses devices is to bypass the operating
system kernel. In the general case the kernel must mediate all operations that access a device. For instance,
if an application wishes to read from the memory on board a device, the application would request the
information from the kernel. The kernel would then read the memory of the device and copy that into a
buffer in the kernel. This is called a bounce buffer. The kernel then copies the data into the application’s
memory space.
While the bounce buffer implementation is inefficient, it is reliable and secure. The reason this is nec-
essary is because many devices are unaware of the specific processes running in the operating system, nor
can these devices write to the entirety of the host’s RAM. The kernel provides the abstraction between the
process and the device. However, if the device did know about the processes and the processes knew about
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the devices the kernel could be avoided. This would avoid an expensive[15] memory copy.
In the networking domain, Remote Direct Memory Access (RDMA) enabled devices work by taking
data directly from one applications’ buffers, sending that data across a network and then placing that data
directly into the application buffers on a remote host [27].
Many applications benefit by using RDMA devices. Some applications such as those that use MPI [19]
and Grid technologies [24] lie in the high-performance arena. Other applications lie in the data center.
Network storage [14] and web servers [28] are examples.
RDMA enabled network devices exist in academics and on the market. An early example is the Memory-
Integrated Network Interface which locates the memory interface on the memory bus, thus giving it direct
access to memory[22]. This network interface was able to transmit and receive data at 1.12Gbits/s over a
1.5GBaud optical connection, an impressive number in 1995. This approach, however, required significant
changes the hardware layout of a computer, which has not become popular. On the market today, there are
specialized interconnects that support RDMA, such as InfiniBand[8], Quadrics[25], and Myrinet[23]. These
interconnects provide extremely high-performance networking at the cost of physical infrastructure. Each
interconnect requires its own cabling, switching, and host adapters – often at significant monetary cost and
making the deployment of these interconnects in a Wide-Area Network difficult or impossible. This cost
can be avoided by supporting RDMA implementations on an Ethernet NIC, such as the Ammasso Gigabit
Ethernet NIC[14]. While not having the raw performance of the specialized interconnects we mentioned
previously, an RDMA enabled Ethernet NIC has the distinct advantage of utilizing the existing infrastructure
of data centers today.
2.2 Protocol Offload Engines
Traditional implementations of network protocol stacks consume significant CPU cycles [15]. These im-
plementations often reside in the operating system kernel and require data to be copied from application to
kernel buffers.
Placing this processing on the network interface card (NIC) removes much of the burden from the CPU
while still allowing applications to use the standardsocket API. This avoids overheads from system calls,
hardware interrupts and context switches and therefore lowers the latency and overhead of communications
[6].
Even though this offload reduces CPU usage, there are downsides. First, per-connection resources must
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be managed on the NIC. Hardware that could support many concurrent connections would be prohibitively
costly. Some solutions implement a negotiation between the hardware and software protocol stacks that
places some of the burden back into the kernel when too many connections are established [16].
Other implementations of protocol offload place the network interface on the memory bus instead of the
I/O bus. The Memory-Integrated Network Interface [22] is an example that implements the ATM protocol.
Other protocols such as TCP can be implemented on top of this.
2.3 Programmable Communication Engines
Some NICs are programmable. Such hardware is called programmable network processors (NPs). Since
NPs cannot use the cache locality so heavily depended upon by general purpose processors, they are not as
efficient at accessing application buffers as the CPU [31]. Instead these processors benefit by residing close
to the physical network connection.
NPs add additional services to networks, such as profiling and quality of service guarantees. They can
be reprogrammed to support new protocols without investment in new hardware. NPs are also valuable
development platforms.
One such series of NPs is the Intel IXP series[12, 13]. These processors consist of a general purpose
Xscale processor in addition to specializedmicroengines(µEs). TheµEs provide fast-path processing while
the Xscale is used in slow-path processing. Each microengine contains eight hardware-level threads with
minimal overhead context-switching. Each thread is known as a separate context. Context-switching is
voluntary by each context.
2.4 Virtualization
In the loosest sense, Robert Goldberg, in hisSurvey of Virtual Machine Research[7], defines virtualization
as running “many copies of a machine on itself.” A virtual platform provides an interface from a physical
machine or operating system to applications or other guest operating systems. An example of virtualization
that provides an interface from an operating system to an application is the Java Virtual Machine (JVM).
Applications written in Java are compiled to a bytecode that the JVM can understand. The JVM, in turn,
runs as an application on the operating system. This allows applications written in Java to have a (mostly)
consistent interface over many operating systems and architectures. In this paper, we are more interested
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the other part of this definition – virtual machines that provide an interface between a physical computer or
operating system to a guest operating system.
Initially developed in the 1960s to provide concurrent multiuser access to a shared mainframe com-
puter, virtual machines evolved to being used to address problems in data security, reliability, and software
development by the early 1970s [3, 7].
Today virtualization is deployed in the data center. It allows for security isolation and the ability to
guarantee certain qualities of service on a per-machine basis. To achieve the same guarantees when running
each application on multiple machines would cost significantly more in terms of space, power, cooling and
maintainability [29].
Modern operating systems assume they have full, direct access to the machines they run on. This as-
sumption is no longer valid when running in a virtual environment. Instead there must be some software
responsible for sharing the computer’s resources among the virtual machines. This software is called the
Virtual Machine Monitor (VMM).
One area in which virtualization causes significant performance degradation is I/O. Consider a virtual-
ized system with two guest domains and both domains heavily access a single physical Ethernet connec-
tion. The VMM must then multiplex all incoming and outgoing data. In a situation like this, I/O processing
quickly becomes CPU bound. Sugarman [30] shows that I/O processing becomes CPU-bound in high-traffic
devices such as network interfaces due to the multiplexing required by the VMM.
In this article, we consider Xen [36] – one specific implementation of virtualization. Xen controls the
hardware through a special virtual machine known as a device domain. Communication from a virtual ma-
chine to Xen is through synchronous hypercalls. Communication in the reverse direction is via a lightweight
event-based notification mechanism similar to hardware interrupts [2]. Besides Xen, other virtualization
solutions include KVM[17], Microsoft VirtualPC[21] and Virtual Server[20], VMware ESX Server[33],
Workstation[35] and Server[34], and Virtuozzo[32].
Xen provides a mechanism called page-switching. By this mechanism, two virtual domains, saydom0
and adomU, can share data by mapping memory pages fromd 0 into the memory space ofdomU. Tra-
ditionally, this would be done by copying the data in memory between the two locations. Swapping pages
obviates these memory copies.
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2.5 Virtualized Network I/O
Current work in the field is directed at improving the performance of I/O in a virtualized environment. With-
out hardware support, all I/O data must traverse from a device to the specific virtual machine’s kernel through
the VMM. Switching to the VMM incurs significant performance overheads. Supporting virtualization on
the device avoids most of this overhead.
Current network hardware that supports virtualization is rare. Therefore, current and recent research has
focused on implementing self-virtualization using programmable network engines, such as the IXP2400[12],
or by utilizing intrinsic capabilities of hardware such as InfiniBand[8].
2.5.1 SV-NIC
A recent technical report[26] by Raj et al. presents the concept of Self-Virtualized I/O (S-VIO). This report
describes an abstraction of an I/O device that, in their words, virtualizes itself. We can see in Figure 1 that
this I/O devices consists of four logical components: the processing component consisting of any number
of computation cores; the physical device which is the actual device presenting itself; the Peripheral Com-
munication Fabric, which connects the processing component to the physical devices and could be either
a dedicated fabric or a shared fabric such as PCI; and finally the Messaging Fabric, which connects guest
domains to the virtual device. This framework could be used to virtualize any device by utilizing one or













Figure 1: S-VIO Abstraction
Each VIF is assigned a unique ID, and it consists of two message queues, one for outgoing messages to
the device (i.e., send queue), the other for incoming messages from the device (i.e., receive queue). The
simple API associated with these queues is as follows:
boolean isfull(send queue);
size_t send(send queue, message m);
boolean isempty(receive queue);
message recv(receive queue);
The functionality of this API is self-explanatory.
A pair of signals is associated with each queue. For the send queue, one signal is intended for use by
the guest domain, to notify the S-VIO that the guest has enqueued a message in the send queue. The
other signal is used by the S-VIO to notify the guest domain that it has received the message. The receive
queue has signals similar to those of the send queue, except that the roles of guest domain and S-VIO are
interchanged. A particular implementation of S-VIO need not use all of these defined signals. For example, if
the S-VIO polls the send queue to check the availability of message from the guest domain, it is not required
to send the signal from guest domain to the S-VIO. Furthermore, queue signals are configurable at runtime,
so that they are only sent when expected/desired from the other end. For example, a network driver using
NAPI [33] does not expect to receive any interrupts when it processes the receive for a bunch of incoming
network packets.
2.2 S-VIO Design
The S-VIO abstraction has four logical components, as depicted in Figure 1. The processing component
consists of one or more cores. This component is connected to the physical I/O device via the peripheral
communication fabric. Guest domains communicate with the S-VIO using VIFs and via the messaging fabric.
The two main functions of S-VIO are managing VIFs and performing I/O. Management involves creating
or destroying VIFs or reconfiguring various parameters associated with them. These parameters define VIF
performance characteristics, and in addition, they can be used by guest domains to specify QoS requirements
for the virtual device. When performing I/O, in one direction, a message sent by a guest domain over a VIF’s
send queue is received by the S-VIO’s processing component. The processing component then performs all
required processing on the message and forwards it to the physical device over the peripheral communication
fabric. Similarly, in the other direction, the physical device sends data to the processing component over
the peripheral communication fabric, which then demultiplexes it to one of the existing VIFs and sends it
to the appropriate guest domain via the VIF’s receive queue. A key task in processing message queues is
for S-VIO to multiplex/demultiplex multiple VIFs on a single physical I/O device. The scheduling decisions
made as part of this task must enforce performance isolation among di!erent VIFs. While there are many
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Figure 1: The S-VIO Abstraction [26]
The group presenting t e S-VIO abstraction realized this in a high-performance networking device – the
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Self-Virtualized NIC (SV-NIC) illustrated in Figure 2. They implemented the SV-NIC on the IXP 2400[12]
programmable network processor. In this implementation, the host and the IXP create virtual tunnels be-
tween guest domains and the IXP. These tunnels are constructed bydom0which then passes this information
of to a guest domain. All further communication between the guest domain and the IXP then proceeds with
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Figure 3: Management Interactions between SV-NIC, hypervisor and the guest domain to create a VIF.
Shaded region depicts the boundary of S-VIO abstraction.
signals associated with VIFs are needed: those sent from the SV-NIC to the guest domain. These two signals
work as transmit and receive interrupts, respectively, similar to what is needed for physical network devices.
Both signals are configurable and can be disabled/enabled at any time by the guest domain virtual interface
driver, as required. For example, the send code of the guest domain driver does not enable the transmit
interrupt signal till it finds that the send queue is full (which will happen if S-VIO is slower than the host
processor). Similarly, the receive code of the guest domain driver uses the NAPI interface and disables receive
interrupt signal when processing a set of packets. This reduces the interrupt load on the host processor when
the rate of incoming packets is high. The queues have configurable sizes that determine transmit and receive
bu!er lengths for the store and forward style communication between SV-NIC and guest domain.
4.3.1 Functionality breakdown of processing components for SV-NIC
This section describes how the cores used for the processing component of the SV-NIC achieve (1) VIF
management and (2) network I/O.
Management functionality includes the creation of VIFs, their removal, and changing attributes and
resources associated with them. Figure 3 depicts various management interactions between the SV-NIC’s
processing components and the guest domain to create a VIF. The figure also shows the I/O and signaling
paths for the VIF between the SV-NIC and the guest domain (via the messaging fabric). Setup and usage
of these paths is deferred to Section 4.3.2, since it is dependent on various techniques employed by the Xen
hypervisor.
Other management functionality includes the destruction of VIF and changing attributes of a VIF or of
SV-NIC. Destruction requests are initiated by the hypervisor when a VIF has to be removed from a guest.
This might be the result of a guest VM shutdown, or for security reasons (e.g. when a VM is compromised,
its NICs can be torn apart.)
Certain attributes can be set at VIF creation time or later to change VIF properties. For example, the
throughput achievable by a VIF directly depends on the bu!er space provided for the send- and receive-
queues. Bandwidth and latency also depend on the scheduling algorithm used at the NP for the processing
of packets corresponding to di!erent VIFs. Hence, changing these attributes will a!ect runtime changes in
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Figure 2: The SV-NIC. [26]
Each VIF r sfers packets betwe n the guest domain and the IXP in two dire tions. The directions are
named ingress and egress from the IXP point of vi w. Ingress manages packets from the network wire and
demultiplexes them into the correct VIF tunnel. Egress manages packets from the guest domain to be sent
out over the wire. For balance purposes, every VIF is allocated one micro-engine context for egress. A
shared pool of microengines is managed for ingress.
The SV-NIC implem ntati n is limited by the bus connection between the host and the IXP. The IXP2400
is located on the PCI bus using an Intel 21555 Non-transparent PCI-to-PCI bridge[9]. This limits the amount
of host memory the microengines can address to sixty-four one-Megabyte regions[26]. Because of this lim-
itation, it is impossible to implement OS-bypass in addition to VMM-bypass n the IXP2400.
Raj e al. show significant performance improvements with their SV-NIC implementation. When com-
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pared to host-based virtualization, the bandwidth of the SV-NIC is 200 percent faster, even with high num-
bers of guest domains. The SV-NIC does show an improved latency with up to sixteen guest domains,
but slower latency with more than sixteen domains. This is due to their implementation of IRQ (Interrupt
Request) sharing.
I/O devices can communicate with the host in two ways – memory polling and IRQs. With memory
polling, the device will set some value in host memory or the host will set some value in device memory.
The device or host will then check this memory location at some time interval, and note if the value changes.
IRQs provide a way for an I/O device to interrupt the host or for the host to interrupt the device. When
an interrupt is sent, the device or host may stop what it is doing and handle this interrupt. On the IXP series,
microengines are not preemptable and therefore will not receive interrupts.
PCI devices have access to only one sixteen-bit wide interrupt. An interrupt is sent to the host when any
one of these sixteen bits is changed. The SV-NIC implementation further divides this into eight regions, so
that a reason for the interrupt may be communicated to the host. Thus, when the SV-NIC wishes to notify
the host that some I/O operation is complete via an interrupt, it may only choose between any of these eight
fields, so virtual tunnnels must share these fields. These IRQs must then be interpreted by the VMM. Xen
provides the ability to virtualize these IRQs.
2.5.2 VMM-Bypass on InfiniBand
Another implementation of VMM-bypass utilizes InfiniBand. The implementation by Liu et al.[18] gives
similar benefits as the SV-NIC implementation discussed previously. However, this implementation uses the
InfiniBand interconnect.
There are limited, but significant drawbacks to the VMM-bypass over InifiniBand implementation. This
implementation does not lie in the Ethernet domain. Organizations are currently looking for ways to leverage
their existing Ethernet infrastructure. The advent of Ten-Gigabit Ethernet has made this a possibility [10, 4].
The Liu et al. VMM-bypass implementation is able to leverage the immense bandwidth and low la-
tency of the InfiniBand interconnect. As a result, they have been successful in implementing traditional
high-performance-computing libraries, such as MPI, to their VMM-bypass. Furthermore, they are able to
implement RDMA over InfiniBand. This provides both a VMM- and OS-bypass.
Because of the ability to leverage the performance of InifiniBand, Liu at al. created an implementa-
tion which could eventually be used in the high-performance industry. This industry generally cares only
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about performance, and there is certainly a loss of performance in most virtualized systems. However, this
performance loss could be offset in the future by different programming paradigms.
Liu et al. do not evaluate the performance of their implementation on multiple domains, an important
performance metric for any virtualization-based solution. Their performance evaluation focuses on the
performance of a single guest domain versus the performance of multiple domains.
3 Implementation
In the previous section, we discussed two implementations of self-virtualizing devices – the InfiniBand
solution by Liu et al.[18] and the self-virtualized NIC by Raj et al.[26]. In this section, we will present
another implementation, a self-virtualized Netronome NFE-i8000. We utilize the expanded memory-access
capability of the NFE-i8000 to provide a framework for communications between the host and the IXP that
bypasses the domains’ kernels and the Xen hypervisor. Our first attempt to implement this solution used the
already existing Netronome Flow Driver provided by Netronome Systems with their NFE-i8000. However,
this driver required a host-side kernel driver to multiplex and demultiplex messages between the host and
IXP. This would require a world swap for every message sent, which we avoid with our implementation.
The communications engine contains multiple drivers on the host and IXP, as well as clients on the host
and IXP. These clients are the endpoints for the messaging system, shown in Figure 3. A host-side client
communicates to an IXP-side client over a virtual channel. Each channel contains two queue pairs and a
set of control registers on the device, shown in Figure 4. One queue pair resides on the host and the other
on the NFE. These pairs contain one queue in each direction. The host pair is set up so that the send queue
contains messages from the host to the IXP and the receive queue is the opposite. Likewise, on the IXP the
send queue contains messages from the IXP to the host and the receive queue messages from the host to the
IXP.
The host side implementation consists of a few drivers. The first driver, named gtixp, is loaded into
a privileged kernel (either indom0 or a non-virtualized kernel) and maps device I/O regions into CPU
memory space. One such region is BAR0, which is a set of eight byte aligned, four byte control registers
on the NFE. These control registers allow drivers to send small bits of information between the host and
IXP. Once mapped into CPU memory, these registers appear like normal system memory to the kernel, but





















Figure 3: A conceptual overview of the communications channel. Each client communicates with respective
clients on the other device. Note that a client may subscribe and write to multiple message queues. These
queue pairs are mirrored in the opposite device’s memory.
microblock on the NFE must then poll a queue for these notifications, or tags, and respond appropriately. If
the host read that register, this microblock must write the correct value. If the host wrote to that register, the
microblock must read the value and store it appropriately. Thus, all values contained in these registers are
stored on the NFE and can change at any time without the host knowing.
The nfecomm driver contains components that allow the host to send data to the IXP and for the IXP
to send data to the host. These components are loaded depending on the context. On a non-virtualized
system, the non-virtualized control and communications components are loaded. On the privileged domain
of a virtualized system, these components are loaded as well as a component that provides control-path
communication over XenBus with other domains. In a virtualized environment on non-privileged domains,
the communications and front-end control components are loaded.
The nfecomm control component bootstraps a control channel and creates and destroys new channels.
To bootstrap the driver, the control component first allocates memory for a channel in host memory. It then
polls a control register to see if the FPGA has been programmed by the nfecomm component on the IXP.
Once the FPGA has been programmed, the nfecomm control driver notifies the nfecomm IXP component,
through control registers, the location of the first channel in host memory. This channel is then used for all













































Figure 4: An example of the layout of a queue pair. Each queue pair is located inside its segment of memory.
The control pointers are conceptually located on BAR0, but physically reside on the IXP.
To create a new channel at runtime, the nfecomm control component first allocates memory in the host
and sends a control message to the IXP component. This, like all other message sends in the system, is
asynchronous. The IXP nfecomm component then allocates memory in the IXP SDRAM for the messages,
then sends a signal to a special client of the IXP-side messaging system telling this client about the new
channel. The client then performs any client-specific initialization of its state and notifies the nfecomm
control microblock. The nfecomm control microblock then sends a message to the host via the control
channel. While these control requests are being processed by the IXP, the host-side component maintains
a queue of pending requests, which can be polled by the client at any time. These requests are in any one
of three states: Pending, Success, and Failure. Pending indicates that the request has been sent to the IXP,
but the driver has not received a message back. Success implies that the channel is successfully created and
the client can use the communications component to send and receive data between the IXP. Failure implies
that the IXP could not set up the channel, therefore no host resources are allocated and the client should not
attempt to send data over this channel.
The nfecomm communications component contains all host-side utilities for sending messages to and
receiving messages from the NFE. It allows a client to allocate and send a message to the NFE and poll
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for messages from the NFE. There is a similar component on the IXP. There are two kinds of messages
that the nfecomm driver supports. Both types of message are sixty-four bytes and contain some header
information and a data section. The first type of message, a user-data message, contains these headers and
some client-defined data in the data section of the message. When the nfecomm microblock receives this
message, it programs the FPGA the message directly from host memory to the appropriate location in the
client’s receive queue. The other type of message, a DMA-data message, contains the address and size of
some data in the host. When the nfecomm microblock receives this message, it programs the FPGA to DMA
this data from the host to the IXP. When this DMA of the data is complete, the nfecomm microblock marks
a header in the data message as complete. Only then can the client reliably consume the message.
To send data from the IXP to host, the IXP client can choose between the same two types of messages
as the host. Sending a user-data message is simple, as the nfecomm microblock programs the FPGA to
DMA the message to host memory. Transferring large amounts of data is not as simple. The IXP client
must maintain locations of data that it can write to for each channel. Currently, the only locations that the
client DMAs data to are located within the channel memory allocated by the host. This could pose a serious
security risk, as any client can DMA data to any location in host memory, possibly overwriting other data,
including operating system routines.
The nfecomm driver also contains an IXP component. This component consists of two microblocks.
Each microblock runs on one of the sixteen microengines on the NFE’s Intel IXP2855 network processor.
These components are the DMA Read and DMA Write microblocks. The DMA Read microblock is re-
sponsible for handling all messages sent from the Host to the IXP. The DMA Write microblock handles
communication in the opposite direction. The DMA read microblock also handles the control path. These
microengines store various pieces of data in different locations of the IXP memory hierarchy. Local memory,
which is specific to each IXP, is used to store temporary DMA state information. Scratch memory, which is
a small 16 Kilobyte region shared among all microengines, is used to store the queue pointers that the host
accesses through BAR0. Finally the microblocks use SRAM, which is a much larger portion of memory
that is much slower, to store the messages that are to be transferred to the host. Data that the messages point
to, such as packets, are stored in DRAM.
The DMA Read and Write microblocks communicate with the FPGA via a memory region mapped into
the SRAM memory space. All FPGA operations are asynchronous, so each microblock must poll for, and
interpret, messages called tags. These tags contain status and control information, such as when a DMA
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operation is completed. Because these operations are asynchronous, the DMA Read and Write microblocks
each have a queue for storing pending DMA operations. Each of these microblocks is responsible for
handling a certain aspect of the control registers logically stored in BAR0. The DMA Read microblock
handles host-writes of these registers and the DMA Write microblock handles host-reads of these registers.
If the DMA Read or DMA Write microblock polls for, and processes, a tag indicating an operation by the
host that the microblock should not handle, it communicates this request over the IXP built-in next-neighbor
communication ring.
An example application on the IXP is shown in Figure 5. This diagram gives a conceptual picture of
the NFE. The Tx (transmit) and Rx (receive) microblocks transfer packets to and from the the IXP Tx/Rx
buffers via the IXP Media Switch Fabric. One microblock will then poll the Rx microblock for packets, this
is the IXP to Host microblock. Based on the MAC address of incoming packet, the IXP to Host microblock
will enqueue a DMA-data message onto the channel for the domain that owns the particular MAC address.
The DMA write microblock polls for messages on this queue and programs the FPGA to DMA the data
from SDRAM into the Host RAM. In the opposite direction, the DMA Read microblock waits for messages
from the host and programs the FPGA to transfer the data into IXP SDRAM. The Host to IXP microblock
then polls each of the receive queues of each channel and notifies the Tx microblock to transfer the packet
to the wire.
The nfecomm host-side control-path must be modified to run under a virtualized environment. The
virtualized control path provides a back-end and front-end driver to create new channels. When a non-
privileged guest VM wishes to create a new communications channel, the control front-end driver sends a
request over XenBus todom0 to allocate the resources for a new channel. Ondom0, the back-end driver
listens over XenBus for these requests and uses the nfecomm control component to send a new driver channel
request to the IXP. The back-end driver then waits for the IXP to process the request and send a Success or
Failure notification to the host. If the creation is successful, the back-end driver will then grant access to
the channel memory and a page in BAR0 to the requesting guest VM. Finally, the back-end driver sends a
message to the requesting VM via XenBus informing this VM of the location of these pages of memory. If
the channel creation fails, the back-end driver notifies the guest VM, via XenBus, of the failed attempt. A
guest VM can destroy its own channels in a similar manner. Because the communications component only
modifies data within a single channel, once a single channel is allocated to a guest VM the communications
































Figure 5: An example application of the nfecomm driver on the IXP, a Virtualized NIC. In this case, each
microblock runs on one microengine. This example shows one client on the IXP for many clients on the
host.
has at least its own channel, the IXP components do not need to change in a virtualized environment, and
besides for control path communication, no world switch is required to send data to or receive data from the
IXP.
Our hardware setup consists of two identical machines. Each machine contains one dual-core Pentium
D CPU at 3.20GHz with 3GB of RAM. Each contains one Netronome NFE-i8000, which contains one Intel
IXP 2855 Network Processor. Each NFE has four Gigabit Ethernet ports. The first port on one processor is
connected via a patch cable to the first port on the other. Each has Fedora Core 6 with all software updates
installed. We test our driver in both Linux 2.6.20 without virtualization and Xen-current version 11269. We
were unable to gather any performance results.
4 Conclusion
While implementing this communications driver, we made many design decisions that often compromised
speed and performance for simplicity. The most major of these involves the way that messages are trans-
ferred from the host to the IXP. Since the host only communicates the indices of the messages in the queues
5 FUTURE WORK 15
to the IXP, the IXP is responsible for queuing the actual transfers of the messages from the host. Due to
the general nature of our implementation, the IXP does not know how many messages it will receive, so
it enqueues a new DMA descriptor for every message transfer the host indicates. If the host notifies the
IXP after queuing every single message, the IXP would be constantly queuing DMA descriptors to transfer
sixty-four bytes. This is a lot of overhead for each message, which shows when the communications engine
is stressed under moderate and high loads. To avoid this, the host should only notify the IXP of new mes-
sages after every few messages are enqueued by the host side, this would mitigate some of the overhead. In
addition, we chose to allocate two megabytes of memory for each channel, 256 slots in each queue, and a
message size of sixty-four bytes. These sizes should be empirically tested to find the optimal message size
and number of messages per queue to reduce congestion.
Another decision we made was to only have the host and IXP poll for messages received. This polling
takes up many resources, so the user of the driver must strike a balance between polling frequency and
latency. The higher the polling frequency, the lower latency will become, but the more system resources
will be avoided. If the polling frequency is too low, then the queues may become backed up and packets
could be dropped.
5 Future Work
We have presented a solution that future researchers can use as a core component in other research projects.
This communications engine must first be fully debugged. Then this engine could be used to implement
a self-virtualized device akin to Raj’s SV-NIC. From that point, these projects could span from traditional
high-performance computing applications, such as MPI implementations, to data center applications, such
as NFS over RDMA.
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